Skip to content

Issues: chipsalliance/firrtl-spec

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

25 Open 24 Closed
25 Open 24 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

What happens for a readwrite memory port with read-under-write => old and latency of 2 -- both read and write in the same cycle?!
#263 opened Dec 6, 2024 by programmerjake
what happens for combinational loops through a register's async reset input?
#260 opened Dec 2, 2024 by programmerjake
10
stateful declarations shouldn't be allowed in conditions (was: what happens when you read from inactive enum variants)
#255 opened Nov 15, 2024 by programmerjake
3
what is an enum's corresponding mask type? for memory write ports
#211 opened May 13, 2024 by programmerjake
are zero field/variant enum/bundle types legal
#208 opened Apr 25, 2024 by programmerjake
4
Add CI/CD flow to bump CIRCT Version
#180 opened Feb 20, 2024 by seldridge
1
Add Lowering Convention to External, Public Modules
#171 opened Feb 11, 2024 by seldridge
1
Introduce LTL as a part of firrtl specification
#157 opened Dec 1, 2023 by sequencer
2
Ability to reference and generate modules with escaped identifiers?
#134 opened Oct 18, 2023 by smarter
1
Add a bitcast primitive to match CIRCT's firrtl.bitcast ?
#133 opened Oct 18, 2023 by smarter
2
Should the File Preamble be enhanced to include the ABI version?
#132 opened Oct 18, 2023 by smarter
5
Add CHIRRTL memories, cmem/smem, to the Specification
#131 opened Sep 29, 2023 by seldridge
1
Determine how to handle non-Verilog legal Extmodule DefName, i.e., Literal Identifiers
#115 opened Jun 21, 2023 by seldridge
5
[abi] Add rules / hints / conventions for how names are lowered to SystemVerilog
#113 opened May 25, 2023 by mmaloney-sf
1
[abi] Add Defines for Controlling Randomization to the ABI
#110 opened May 19, 2023 by seldridge
[nfc] Add yaml formatter
#105 opened May 3, 2023 by seldridge
FIRRTL Rationale documentation Improvements or additions to documentation enhancement New feature or request
#85 opened Mar 7, 2023 by dtzSiFive
2
Is Auto-Punching IO's a feature worth supporting?
#81 opened Mar 6, 2023 by azidar
4
Consider/Add "Strict Connect" Operation
#61 opened Jan 13, 2023 by seldridge
2
Rename "Passive" to "Simplex" [RFC]
#36 opened Aug 10, 2022 by mwachs5
Splitting spec.md into more modular files
#22 opened Jun 9, 2022 by debs-sifive
2
Fileinfo specification
#6 opened Nov 30, 2020 by dalance
3 tasks done
2
firrtl does not have context free grammar (specification 0.2.0)
#5 opened Jul 11, 2020 by madebr
4
Does the firrtl spec support splitting long lines?
#4 opened Jul 9, 2020 by madebr
1
Spec Clarification: info strings
#8 opened Dec 30, 2019 by wallento
4
ProTip! Follow long discussions with comments:>50.