Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

What happens for a readwrite memory port with read-under-write => old and latency of 2 -- both read and write in the same cycle?! #263

Open
programmerjake opened this issue Dec 6, 2024 · 0 comments

Comments

@programmerjake
Copy link

I'm confused what happens with a memory that has a readwrite port with both read-latency and write-latency of 2:

mem mymem:
    data-type => UInt<1>
    depth => 256
    read-latency => 2
    write-latency => 2
    read-under-write => old
    readwriter => rw

so for the first clock cycle say wmode is 1, and then in the clock cycle where the write will happen, say wmode is now 0, does the memory have to perform both a read and write in the same cycle?!
that seems to defeat the purpose of having readwrite ports...

also for the first cycle the memory can't read or write since the write doesn't happen yet.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant