Skip to content

Issues: chipsalliance/rocket-chip

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

231 Open 742 Closed
231 Open 742 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Error 1 build-setup.sh: Build script failed with exit code 2 at step 5: Pre-compiling Chipyard Scala sources
#3701 opened Dec 10, 2024 by sking-007
Differences in performance of the lhu command on Rocket and spike
#3698 opened Nov 13, 2024 by 90ICEDA
1
Spike and rocket's csr registers behave differently
#3697 opened Nov 12, 2024 by 90ICEDA
RoCC Core Clock Gating Bug
#3695 opened Nov 8, 2024 by moniriki
3
A moderately dangerous interupt domain crossing bug
#3687 opened Sep 22, 2024 by DecodeTheEncoded
2
Cannot find *behav_srams.v` in generated verilog files
#3686 opened Sep 21, 2024 by xlgforever
CanAttachTile.crossingParams is inappropriately used.
#3685 opened Sep 16, 2024 by DecodeTheEncoded
4
Remove "master/slave" terminology from Rocket Chip repo
#3684 opened Sep 9, 2024 by ben-k
@lordspacehog
1
AMO inst based on a mmio address will cause a store/amo access fault
#3679 opened Aug 23, 2024 by csgxiong
Chisel generates invalid nesting of always blocks and/or initializations.
#3677 opened Aug 21, 2024 by leviathanch
2
Issue in VTestDriver__Trace__2__Slow.cpp
#3672 opened Aug 18, 2024 by gituserdeepika
Colliding module name: ALU
#3671 opened Aug 17, 2024 by leviathanch
3
Make verilog Error
#3657 opened Jul 24, 2024 by Krishnakumarmohanraj
4
unable to build the C emulator due to missing verilog.h file
#3656 opened Jul 3, 2024 by nhuynh368
Replay queue depth insufficient for RoCC accelerators
#3653 opened Jun 29, 2024 by PhilippKaesgen
2
vcs compile error
#3649 opened Jun 21, 2024 by dimory
Error: Assertion failed: 'A' channel re-used a source ID when running simulation in QuestaSim
#3644 opened Jun 8, 2024 by DonnieThang
1
the usage of cover and cover point, and how to coordinate with backend.
#3643 opened Jun 7, 2024 by zhao-denghui
1
Debugging section of README.md leads nowhere
#3636 opened May 29, 2024 by Nerotos
RoCC: io.mem.req.ready stuck
#3635 opened May 25, 2024 by ARF1939261764
1
MCAUSE register holds wrong exception
#3633 opened May 20, 2024 by bantierr
1
HART specific opearations at DRAM controller / adding hartid to memory requests
#3632 opened May 19, 2024 by FelixWagner00
Error when building the project
#3623 opened Apr 22, 2024 by iagrigorov
4
[Proposal] Nextgen rocket-chip planning thread. proposal
#3620 opened Apr 15, 2024 by lordspacehog
9
Unused standard parts of mie register not properly implementing read-only 0
#3610 opened Apr 9, 2024 by tzwaenn
1
ProTip! Updated in the last three days: updated:>2024-12-14.