Improve hifive-premier-p550_defconfig distro compatibility #4
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
xypron
commented
Aug 23, 2024
xypron
commented
- configs: improve hifive-premier-p550_defconfig distro compatibility
- configs: refresh hifive-premier-p550_defconfig
dts, dtsi and include files for HiFive Premier P550 boards based on EIC7700 SoC. Signed-off-by: linmin <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Signed-off-by: linmin <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Signed-off-by: huangyifeng <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
- Added wfe and iomb functions for riscv - Added memory port to system port and system port to memory port conversion macros to access uncached memory through system port - Modified pte_pfn and pfn_pte functions To access uncache memory, we need to remap physical address to system port address. System port pfn address will be stored in pte if uncached bit is set. Signed-off-by: linmin <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Add arch_dma_set_uncached and arch_dma_clear_uncached Signed-off-by: linmin <[email protected]> Signed-off-by: Pritesh Patel <[email protected]>
Signed-off-by: linmin <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Clearing interrupt bits from interrupt handler because interrupt mode of smmu is oneshot but plic only support high level mode Signed-off-by: linmin <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Signed-off-by: linmin <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
The EIC7700 has non-coherent DMAs but predate the standard RISC-V Zicbom extension, so instead we need to use this cache controller for non-standard cache management operations Reference: torvalds/linux@0d5701d Signed-off-by: Emil Renner Berthing <[email protected]> Signed-off-by: Conor Dooley <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Enabled all available cache ways to be used as cache. This change is required for CPU performance improvement. Out of reset, only way 0 is enabled and the disabled ways are addressable in L2-LIM(Loosely Integrated Memory). Signed-off-by: Pritesh Patel <[email protected]>
- Removed cfgr clock as aon dma has separate cfg clk register bit while dma0 havn't. Since dma cfg clk is default on we do not need to control it - Add arst and prst reset control - Power on tbu and configure sid from hw init Signed-off-by: xuxiang <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Signed-off-by: liangshuang <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Signed-off-by: huangyifeng <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Signed-off-by: ningyu <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Signed-off-by: luyulin <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Signed-off-by: Yang Wei <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Signed-off-by: Yang Wei <[email protected]> Signed-off-by: Pritesh Patel <[email protected]>
Signed-off-by: fanglifei <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Signed-off-by: xuxiang <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Signed-off-by: ningyu <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Signed-off-by: luyulin <[email protected]> Signed-off-by: Pritesh Patel <[email protected]>
Add custom ES8328 audio codec driver for hifive premier p550 board Add eswin i2s driver Signed-off-by: denglei <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Signed-off-by: xuxiang <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]> Signed-off-by: Pritesh Patel <[email protected]>
Signed-off-by: luyulin <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
Signed-off-by: luyulin <[email protected]> Signed-off-by: Darshan Prajapati <[email protected]> Signed-off-by: Pinkesh Vaghela <[email protected]>
HENVCFG register is not present in EIC7700 SOC. So disabled writing this register Signed-off-by: Pritesh Patel <[email protected]>
Signed-off-by: Yang Wei <[email protected]> Signed-off-by: Pritesh Patel <[email protected]>
Signed-off-by: huangyifeng <[email protected]> Signed-off-by: Pritesh Patel <[email protected]>
The SiFive Performance P550 core features an out-of-order microarchitecture which exposes the same PMU events as Bullet, plus events for UTLB hits and PTE cache misses/hits. Signed-off-by: Eric Lin <[email protected]> Co-developed-by: Samuel Holland <[email protected]> Signed-off-by: Samuel Holland <[email protected]>
Signed-off-by: Icenowy Zheng <[email protected]>
We add SBI debug console extension related defines/enum to the asm/sbi.h header. Signed-off-by: Anup Patel <[email protected]> Reviewed-by: Andrew Jones <[email protected]> Signed-off-by: Anup Patel <[email protected]>
Let us provide SBI debug console helper routines which can be shared by serial/earlycon-riscv-sbi.c and hvc/hvc_riscv_sbi.c. Signed-off-by: Anup Patel <[email protected]> Reviewed-by: Andrew Jones <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Palmer Dabbelt <[email protected]>
We extend the existing RISC-V SBI earlycon support to use the new RISC-V SBI debug console extension. Signed-off-by: Anup Patel <[email protected]> Reviewed-by: Andrew Jones <[email protected]> Acked-by: Greg Kroah-Hartman <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Palmer Dabbelt <[email protected]>
Signed-off-by: Pritesh Patel <[email protected]>
Removed 1.5GHz to 1.8GHz cpu freq from opp-table as the max supported freq for CPU is 1.4GHz Signed-off-by: Pinkesh Vaghela <[email protected]>
Updated kernel command line - Removed stale command lines - Moved serial console configs to extlinux conf file Signed-off-by: Pritesh Patel <[email protected]>
Use savedefconfig to create a true defconfig. Signed-off-by: Heinrich Schuchardt <[email protected]>
With the changes Docker and the Ubuntu Firewall are functional. Signed-off-by: Heinrich Schuchardt <[email protected]>
DarshanEI
force-pushed
the
dev/kernel/hifive-premier-p550
branch
from
5d4ebc3 to
edceb09
Compare
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.