Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

target/fpga: Improve HyperRAM #162

Draft
wants to merge 15 commits into
base: main
Choose a base branch
from
Draft

target/fpga: Improve HyperRAM #162

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
15 commits
Select commit Hold shift + click to select a range
19a76db
Added changes from Nils
fabianaufdermaur Oct 14, 2024
876b815
Added changes from Nils
fabianaufdermaur Oct 14, 2024
c978f27
Merge branch 'dev' of https://github.com/fabianaufdermaur/cheshire in…
fabianaufdermaur Oct 15, 2024
f58d924
Fixes fuer renaming of hyperbus pins
fabianaufdermaur Oct 22, 2024
41e1b0d
Merge branch 'dev' of https://github.com/fabianaufdermaur/cheshire in…
fabianaufdermaur Oct 28, 2024
6ee4d77
Added max_delay for no ddr reg
fabianaufdermaur Oct 29, 2024
6fb525f
Merge branch 'dev' of github.com:fabianaufdermaur/cheshire into dev
fabianaufdermaur Oct 29, 2024
4e2f780
Add bitstream
fabianaufdermaur Oct 30, 2024
a57a442
Include debug clk, specify dependencies versions
fabianaufdermaur Nov 8, 2024
3e73509
Zwischenstand
fabianaufdermaur Nov 11, 2024
d547683
Ordner aufgeraeumt
fabianaufdermaur Nov 11, 2024
f67b977
LLC Bypass abgeschaltet
fabianaufdermaur Nov 14, 2024
89d67a6
add hyperram mem test
fabianaufdermaur Nov 25, 2024
ec31b90
hyperram test angepasst
fabianaufdermaur Nov 25, 2024
52f88ce
Added constraints for outputsignal cs&reset
fabianaufdermaur Dec 9, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 7 additions & 1 deletion .gitignore
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -39,7 +39,13 @@ target/sim/vsim/vsim.wlf
target/sim/vsim/work/

# Xilinx generated files
target/xilinx/build
target/xilinx/build
target/xilinx/out
target/xilinx/scripts/add_sources.*
vivado*
compile.*
.Xil
.vscode
*.zip
target/xilinx/src/ila_v6_2_12_ila_core.edn
oseda
10 changes: 10 additions & 0 deletions Bender.lock
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -123,6 +123,16 @@ packages:
Git: https://github.com/pulp-platform/fpu_div_sqrt_mvp.git
dependencies:
- common_cells
hyperbus:
revision: bd5688dd1d3ed24e0a6bf2296009d525230c93a0
version: 0.0.5
source:
Git: https://github.com/pulp-platform/hyperbus.git
dependencies:
- axi
- common_cells
- register_interface
- tech_cells_generic
idma:
revision: ca1b28816a3706be0bf9ce01378246d5346384f0
version: 0.5.1
Expand Down
39 changes: 20 additions & 19 deletions Bender.yml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -12,25 +12,26 @@ package:
- "Thomas Benz <[email protected]>"

dependencies:
apb_uart: { git: "https://github.com/pulp-platform/apb_uart.git", version: 0.2.1 }
axi: { git: "https://github.com/pulp-platform/axi.git", version: 0.39.2 }
axi_llc: { git: "https://github.com/pulp-platform/axi_llc.git", version: 0.2.1 }
axi_riscv_atomics: { git: "https://github.com/pulp-platform/axi_riscv_atomics.git", version: 0.8.2 }
axi_rt: { git: "https://github.com/pulp-platform/axi_rt.git", version: 0.0.0-alpha.7 }
axi_vga: { git: "https://github.com/pulp-platform/axi_vga.git", version: 0.1.3 }
clic: { git: "https://github.com/pulp-platform/clic.git", version: 2.0.0 }
clint: { git: "https://github.com/pulp-platform/clint.git", version: 0.2.0 }
common_cells: { git: "https://github.com/pulp-platform/common_cells.git", version: 1.33.0 }
common_verification: { git: "https://github.com/pulp-platform/common_verification.git", version: 0.2.0 }
cva6: { git: "https://github.com/pulp-platform/cva6.git", rev: pulp-v1.0.0 }
iDMA: { git: "https://github.com/pulp-platform/iDMA.git", version: 0.5.1 }
irq_router: { git: "https://github.com/pulp-platform/irq_router.git", version: 0.0.1-beta.1 }
opentitan_peripherals: { git: "https://github.com/pulp-platform/opentitan_peripherals.git", version: 0.4.0 }
register_interface: { git: "https://github.com/pulp-platform/register_interface.git", version: 0.4.4 }
riscv-dbg: { git: "https://github.com/pulp-platform/riscv-dbg.git", version: 0.8.1 }
serial_link: { git: "https://github.com/pulp-platform/serial_link.git", version: 1.1.1 }
unbent: { git: "https://github.com/pulp-platform/unbent.git", version: 0.1.6 }
dram_rtl_sim: { git: "https://github.com/pulp-platform/dram_rtl_sim.git", version: 0.1.1 }
apb_uart: { git: "https://github.com/pulp-platform/apb_uart.git", rev: 6c7dde3d749ac8274377745c105da8c8b8cd27c6 }
axi: { git: "https://github.com/pulp-platform/axi.git", rev: ac5deb3ff086aa34b168f392c051e92603d6c0e2 }
axi_llc: { git: "https://github.com/pulp-platform/axi_llc.git", rev: 559bcbd09a5a884dbe31e2d72fd95d024e357f39 }
axi_riscv_atomics: { git: "https://github.com/pulp-platform/axi_riscv_atomics.git", rev: 0ac3a78fe342c5a5b9b10bff49d58897f773059e }
axi_rt: { git: "https://github.com/pulp-platform/axi_rt.git", rev: 56074a195b1c8b05f4bdd73674e437bbcb35f2cd }
axi_vga: { git: "https://github.com/pulp-platform/axi_vga.git", rev: 3718b9930f94a9eaad8ee50b4bccc71df0403084 }
clic: { git: "https://github.com/pulp-platform/clic.git", rev: 8ed76ffc779a435d0ed034f3068e4c3334fe2ecf }
clint: { git: "https://github.com/pulp-platform/clint.git", rev: d5390a805c20f9226758a152ba1645f61da73349 }
common_cells: { git: "https://github.com/pulp-platform/common_cells.git", rev: 13f28aa0021fc22c0d01a12d618fda58d2c93239 }
common_verification: { git: "https://github.com/pulp-platform/common_verification.git", rev: 9c07fa860593b2caabd9b5681740c25fac04b878 }
cva6: { git: "https://github.com/pulp-platform/cva6.git", rev: 9338c2ca7cf1a47aef54322f89ce867825c3c8d5 }
iDMA: { git: "https://github.com/pulp-platform/iDMA.git", rev: ca1b28816a3706be0bf9ce01378246d5346384f0 }
irq_router: { git: "https://github.com/pulp-platform/irq_router.git", rev: d1d31350b24f3965b3a51e1bc96c71eb34e94db3 }
opentitan_peripherals: { git: "https://github.com/pulp-platform/opentitan_peripherals.git", rev: cd3153de2783abd3d03d0595e6c4b32413c62f14 }
register_interface: { git: "https://github.com/pulp-platform/register_interface.git", rev: ae616e5a1ec2b41e72d200e5ab09c65e94aebd3d }
riscv-dbg: { git: "https://github.com/pulp-platform/riscv-dbg.git", rev: 358f90110220adf7a083f8b65d157e836d706236 }
serial_link: { git: "https://github.com/pulp-platform/serial_link.git", rev: 5a25f5a71074f1ebb6de7b5280f2b16924bcc666 }
unbent: { git: "https://github.com/pulp-platform/unbent.git", rev: e9c9d5cfb635f2d4668c816ce9235798cfecb297 }
dram_rtl_sim: { git: "https://github.com/pulp-platform/dram_rtl_sim.git", rev: 2cac4a9e12a60537567276b539ab6c919c87b5dc }
hyperbus: { git: "https://github.com/pulp-platform/hyperbus.git", rev: bd5688dd1d3ed24e0a6bf2296009d525230c93a0 }

export_include_dirs:
- hw/include
Expand Down
Empty file added compile.f
View file
Open in desktop
Empty file.
Loading