Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

update field value consts #58

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

update field value consts #58

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
62 changes: 61 additions & 1 deletion pynvml/nvml.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -667,7 +667,67 @@

NVML_FI_DEV_PCIE_L0_TO_RECOVERY_COUNTER = 169

NVML_FI_MAX = 170 # One greater than the largest field ID defined above
# curl https://docs.nvidia.com/deploy/nvml-api/group__nvmlFieldValueEnums.html | grep -o 'define NVML_FI_DEV[^ ]* [0-9]*' | awk '/define/ {print $3 " " $2}' | sort -n | awk '{print $2 " = " $1}'
NVML_FI_DEV_C2C_LINK_COUNT = 170
NVML_FI_DEV_C2C_LINK_GET_STATUS = 171
NVML_FI_DEV_C2C_LINK_GET_MAX_BW = 172
NVML_FI_DEV_PCIE_COUNT_CORRECTABLE_ERRORS = 173
NVML_FI_DEV_PCIE_COUNT_NAKS_RECEIVED = 174
NVML_FI_DEV_PCIE_COUNT_RECEIVER_ERROR = 175
NVML_FI_DEV_PCIE_COUNT_BAD_TLP = 176
NVML_FI_DEV_PCIE_COUNT_NAKS_SENT = 177
NVML_FI_DEV_PCIE_COUNT_BAD_DLLP = 178
NVML_FI_DEV_PCIE_COUNT_NON_FATAL_ERROR = 179
NVML_FI_DEV_PCIE_COUNT_FATAL_ERROR = 180
NVML_FI_DEV_PCIE_COUNT_UNSUPPORTED_REQ = 181
NVML_FI_DEV_PCIE_COUNT_LCRC_ERROR = 182
NVML_FI_DEV_PCIE_COUNT_LANE_ERROR = 183
NVML_FI_DEV_IS_RESETLESS_MIG_SUPPORTED = 184
NVML_FI_DEV_POWER_AVERAGE = 185
NVML_FI_DEV_POWER_INSTANT = 186
NVML_FI_DEV_POWER_MIN_LIMIT = 187
NVML_FI_DEV_POWER_MAX_LIMIT = 188
NVML_FI_DEV_POWER_DEFAULT_LIMIT = 189
NVML_FI_DEV_POWER_CURRENT_LIMIT = 190
NVML_FI_DEV_ENERGY = 191
NVML_FI_DEV_POWER_REQUESTED_LIMIT = 192
NVML_FI_DEV_TEMPERATURE_SHUTDOWN_TLIMIT = 193
NVML_FI_DEV_TEMPERATURE_SLOWDOWN_TLIMIT = 194
NVML_FI_DEV_TEMPERATURE_MEM_MAX_TLIMIT = 195
NVML_FI_DEV_TEMPERATURE_GPU_MAX_TLIMIT = 196
NVML_FI_DEV_PCIE_COUNT_TX_BYTES = 197
NVML_FI_DEV_PCIE_COUNT_RX_BYTES = 198
NVML_FI_DEV_NVLINK_GET_POWER_THRESHOLD_MAX = 199
NVML_FI_DEV_IS_MIG_MODE_INDEPENDENT_MIG_QUERY_CAPABLE = 200
NVML_FI_DEV_NVLINK_COUNT_XMIT_PACKETS = 201
NVML_FI_DEV_NVLINK_COUNT_XMIT_BYTES = 202
NVML_FI_DEV_NVLINK_COUNT_RCV_PACKETS = 203
NVML_FI_DEV_NVLINK_COUNT_RCV_BYTES = 204
NVML_FI_DEV_NVLINK_COUNT_VL15_DROPPED = 205
NVML_FI_DEV_NVLINK_COUNT_MALFORMED_PACKET_ERRORS = 206
NVML_FI_DEV_NVLINK_COUNT_BUFFER_OVERRUN_ERRORS = 207
NVML_FI_DEV_NVLINK_COUNT_RCV_ERRORS = 208
NVML_FI_DEV_NVLINK_COUNT_RCV_REMOTE_ERRORS = 209
NVML_FI_DEV_NVLINK_COUNT_RCV_GENERAL_ERRORS = 210
NVML_FI_DEV_NVLINK_COUNT_LOCAL_LINK_INTEGRITY_ERRORS = 211
NVML_FI_DEV_NVLINK_COUNT_XMIT_DISCARDS = 212
NVML_FI_DEV_NVLINK_COUNT_LINK_RECOVERY_SUCCESSFUL_EVENTS = 213
NVML_FI_DEV_NVLINK_COUNT_LINK_RECOVERY_FAILED_EVENTS = 214
NVML_FI_DEV_NVLINK_COUNT_LINK_RECOVERY_EVENTS = 215
NVML_FI_DEV_NVLINK_COUNT_RAW_BER_LANE0 = 216
NVML_FI_DEV_NVLINK_COUNT_RAW_BER_LANE1 = 217
NVML_FI_DEV_NVLINK_COUNT_RAW_BER = 218
NVML_FI_DEV_NVLINK_COUNT_EFFECTIVE_ERRORS = 219
NVML_FI_DEV_NVLINK_COUNT_EFFECTIVE_BER = 220
NVML_FI_DEV_NVLINK_COUNT_SYMBOL_ERRORS = 221
NVML_FI_DEV_NVLINK_COUNT_SYMBOL_BER = 222
NVML_FI_DEV_NVLINK_GET_POWER_THRESHOLD_MIN = 223
NVML_FI_DEV_NVLINK_GET_POWER_THRESHOLD_UNITS = 224
NVML_FI_DEV_NVLINK_GET_POWER_THRESHOLD_SUPPORTED = 225
NVML_FI_DEV_RESET_STATUS = 226
NVML_FI_DEV_DRAIN_AND_RESET_STATUS = 227

NVML_FI_MAX = 228 # One greater than the largest field ID defined above


## Enums needed for the method nvmlDeviceGetVirtualizationMode and nvmlDeviceSetVirtualizationMode
Expand Down