arm64: dts: zynqmp-adrv9009-zu11eg.dts: Add I2C1 and devices

Signed-off-by: Michael Hennerich <[email protected]>
analogdevicesinc · Jun 11, 2019 · 46154df · 46154df
1 parent 61ef841
commit 46154df
Show file tree

Hide file tree

Showing 2 changed files with 131 additions and 0 deletions.
diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-adrv9009-zu11eg-adrv2crr-fmc.dts b/arch/arm64/boot/dts/xilinx/zynqmp-adrv9009-zu11eg-adrv2crr-fmc.dts
@@ -200,3 +200,84 @@
 	maximum-speed = "super-speed";
 };
 
+/*
+ * I2C1
+ */
+
+&i2c1 {
+	status = "okay";
+	clock-frequency = <400000>;
+	pinctrl-names = "default", "gpio";
+	pinctrl-0 = <&pinctrl_i2c1_default>;
+	pinctrl-1 = <&pinctrl_i2c1_gpio>;
+	scl-gpios = <&gpio 32 GPIO_ACTIVE_HIGH>;
+	sda-gpios = <&gpio 33 GPIO_ACTIVE_HIGH>;
+
+	i2c-mux@70 { /* u19 */
+		compatible = "nxp,pca9548"; /* TCA9548 */
+		#address-cells = <1>;
+		#size-cells = <0>;
+		reg = <0x70>;
+
+		i2c@0 { /* Audio ADAU1761 */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0>;
+
+			/* 3B */
+
+		};
+		i2c@1 { /* AD9545 */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <1>;
+
+			/* 4A */
+
+		};
+		i2c@2 { /* PTN5150 */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <2>;
+
+			/* 1D */
+
+		};
+		i2c@3 { /* QSFP */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <3>;
+
+			eeprom@50 {
+				compatible = "at24,24c02";
+				reg = <0x50>;
+			};
+		};
+		i2c@4 { /* SFP+ */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <4>;
+
+			eeprom@50 {
+				compatible = "at24,24c02";
+				reg = <0x50>;
+			};
+
+		};
+		i2c@5 { /* FMC HPC */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <5>;
+
+// 			ad7291@2f {
+// 				compatible = "adi,ad7291";
+// 				reg = <0x2f>;
+// 			};
+
+			eeprom@50 {
+				compatible = "at24,24c02";
+				reg = <0x50>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-adrv9009-zu11eg.dts b/arch/arm64/boot/dts/xilinx/zynqmp-adrv9009-zu11eg.dts
@@ -66,6 +66,29 @@
 	pinctrl-1 = <&pinctrl_i2c0_gpio>;
 	scl-gpios = <&gpio 14 GPIO_ACTIVE_HIGH>;
 	sda-gpios = <&gpio 15 GPIO_ACTIVE_HIGH>;
+
+	current_limiter@58 { /* U12 */
+		compatible = "adi,adm1177";
+		reg = <0x58>;
+		adi,r-sense-mohm = <10>; /* 10 mOhm */
+		adi,shutdown-threshold-ma = <10000>; /* 10 A */
+		adi,vrange-high-enable;
+	};
+
+	ad9542@4b {
+		compatible = "adi,ad9542";
+		reg = <0x4b>;
+	};
+
+	adm1266@48 {
+		compatible = "adi,adm1266";
+		reg = <0x48>;
+	};
+
+	eeprom@2c { /* U49 */
+		compatible = "24c16";
+		reg = <0x2c>;
+	};
 };
 
 &sdhci1 {
@@ -948,6 +971,33 @@
 		};
 	};
 
+	pinctrl_i2c1_default: i2c1-default {
+		mux {
+			groups = "i2c1_9_grp";
+			function = "i2c1";
+		};
+
+		conf {
+			groups = "i2c1_9_grp";
+			bias-pull-up;
+			slew-rate = <SLEW_RATE_SLOW>;
+			io-standard = <IO_STANDARD_LVCMOS18>;
+		};
+	};
+
+	pinctrl_i2c1_gpio: i2c1-gpio {
+		mux {
+			groups = "gpio0_32_grp", "gpio0_33_grp";
+			function = "gpio0";
+		};
+
+		conf {
+			groups = "gpio0_32_grp", "gpio0_33_grp";
+			slew-rate = <SLEW_RATE_SLOW>;
+			io-standard = <IO_STANDARD_LVCMOS18>;
+		};
+	};
+
 	pinctrl_uart1_default: uart1-default {
 		mux {
 			groups = "uart1_5_grp";