Skip to content
View elbehery95's full-sized avatar
  • Ain Shams Faculty Of Engineering

Block or report elbehery95

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. BETA-processor BETA-processor Public

    MIT 6.004x Beta RISC processor Implemented and synthesized on an FPGA. This is the Verilog version of the Beta with all the testbenches required.

    C 3

  2. University-Projects University-Projects Public

    This is where all the projects i did for Online courses, Student activites, self projects are posted

    C# 1

  3. i2c_draft_gsoc i2c_draft_gsoc Public

    A simple low power I2c slave, this is just a prototype

    Verilog 1

  4. pandoc_assignment_template pandoc_assignment_template Public

    A pandoc template for my assignments based on https://github.com/Wandmalfarbe/pandoc-latex-template

    TeX 1

  5. OS_CLASS_PROJECTS OS_CLASS_PROJECTS Public

    All the projects required in this year Operating systems class exist here

    C

  6. DATA_STRUCT_CLASS_PROJECTS DATA_STRUCT_CLASS_PROJECTS Public

    C++